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Abstract: This paper proposes a bidirectional dc–dc converter for residential micro-grid applications.
The proposed converter can operate over an input voltage range that overlaps the output voltage
range. This converter uses two snubber capacitors to reduce the switch turn-off losses, a dc-blocking
capacitor to reduce the input/output filter size, and a 1:1 transformer to reduce core loss. The windings
of the transformer are connected in parallel and in reverse-coupled configuration to suppress magnetic
flux swing in the core. Zero-voltage turn-on of the switch is achieved by operating the converter in
discontinuous conduction mode. The experimental converter was designed to operate at a switching
frequency of 40–210 kHz, an input voltage of 48 V, an output voltage of 36–60 V, and an output
power of 50–500 W. The power conversion efficiency for boost conversion to 60 V was ≥98.3% in
the entire power range. The efficiency for buck conversion to 36 V was ≥98.4% in the entire power
range. The output voltage ripple at full load was <3.59 Vp.p for boost conversion (60 V) and 1.35 Vp.p
for buck conversion (36 V) with the reduced input/output filter. The experimental results indicate
that the proposed converter is well-suited to smart-grid energy storage systems that require high
efficiency, small size, and overlapping input and output voltage ranges.
Keywords: dc–dc power conversion; buck/boost conversion; step up/down converter; bidirectional
converter; pulse frequency modulation
1. Introduction
Distributed generation (DG) is the future of energy systems that provide system reliability and
flexibility within local electric loads instead of centralized generation. DG mainly uses renewable energy
sources, which provide irregular power depending on weather conditions. Therefore, to stabilize the
power, DG (Figure 1) requires an energy storage system (ESS) consisting of a battery and a bidirectional
converter (BDC) [1–5]. BDC is essential for the ESS because it needs to be able to charge the battery
with the power supplied from DG and to transfer energy from the battery to the grid when the DG
runs out of power.
The basic BDCs mainly use the combined half-bridge (CHB) and the cascade buck–boost (CBB)
structures (Figure 2). The CHB converter (Figure 2a) has two power stages consisting of two half-bridge
converters and a dc link capacitor Clink that operates as an energy-transfer unit [6–8]. One power
stage performs the buck operation and the other stage performs the boost operation. An additional
half-bridge converter can be connected to the Clink in order to use the converter as multiple inputs or
outputs. The CBB converter [9–14] (Figure 2b) consists of one inductor and four switches.
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Figure 1. Photovoltaic (PV) generation using an energy storage system. 
 
Figure 2. Circuit structures of (a) combined half-bridge (CHB) and (b) cascade buck–boost (CBB) 
bidirectional converters (BDCs). Figure 2a is reproduced with permission from Khan, M. A [8]; Figure 
2b is reproduced with permission from Waffler, S [11]. 
In a similar way to CHB, the switches on the left leg are used for the buck operation and the 
switches on the right leg are used for the boost operation. The CBB converter can be implemented in 
a smaller size to the CHB converter because it uses only one inductor. These converters have simple 
structure and control method, but they have some drawbacks because the converter must be operated 
in discontinuous conduction mode (DCM) at full load for zero voltage turn-on. Further, 1) if the 
converter is operated at a fixed frequency, the inductor reverse current increases under light load 
conditions, increasing conduction losses; 2) the current ripple in the inductor causes core loss and 
increases output voltage ripple; and 3) the high-frequency operation of the converter is undesirable 
because the turn-off switching loss is significantly increased when the converter is not operating in 
DCM. 
The converter of [15] used an inverse coupled 1:1 transformer and pulse-frequency modulation 
to solve the above problems. The converter consists of a 1:1 transformer, a dc-blocking capacitor Cb, 
a snubber capacitor Cs, and two switches SW1 and SW2 (Figure 3). The windings of the transformer 
are connected in a series-aiding configuration to minimize ripple of the magnetizing current iLm, 
which causes major core losses. Cs reduces the switching loss by lowering the turn-on and turn-off 
slopes of the switch voltages. The converter of [15] can improve the efficiency and operate at high 
switching frequency because the 1:1 transformer and Cs reduce the core loss and switching loss.  
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s itches on the right leg are used for the boost operation. The CBB converter can be implemented in a
smaller size to the CHB converter because it uses only one inductor. These converters have si ple
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in discontinuous conduction ode ( ) at full load for zero voltage turn-on. Further, (1) if the
converter is operated at a fixed frequency, the inductor reverse current increases under light load
conditions, increasing conduction losses; (2) the current ripple in the inductor causes core loss and
increases output voltage ripple; and (3) the high-frequency operation of the converter is undesirable
because the turn-off s itching loss is significantly increased when the converter is not operating
in DCM.
The converter of [15] used an inverse coupled 1:1 transfor er and pulse-frequency odulation
to solve the above proble s. The converter consists of a 1:1 transfor er, a dc-blocking capacitor C ,
a snubber capacitor Cs, and t o s itches S 1 and S (Figure 3). The indings of the transfor er
are connected in a series-aiding configuration to mini ize ripple of the magnetizing current iLm, which
causes major core losses. Cs reduces the switching loss by lowering the turn-on and turn-off slopes of
the switch voltages. The converter of [15] can improve the efficiency and operate at high switching
frequency because the 1:1 transformer and Cs reduce the core loss and switching loss.
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general operation range of PV–ESS), the circuit of [15] has to use three series-connected PV panels 
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boost mode operation. Serially connected batteries have a balancing problem. Separate MPPT control 
is not possible for serially connected PV panels, which means that optimum MPPT efficiency cannot 
be achieved. 
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To improve the aforementioned drawbacks of the existing converters, this paper proposes a CBB 
BDC circuit structure that is suitable for use in ESS for distributed generation. The proposed CBB 
BDC (Figure 5) uses the CBB BDC circuit in [10] as a basic structure, reduces the core loss by using a 
1:1 transformer, decreases switching losses by using two small snubber capacitors Cs1 and Cs2, and 
reduces filter size by using a dc-blocking capacitor CB. Unlike the converter of [15], the proposed 
converter can have a MPPT range of 0 < VPV < VOC, regardless of Vbat (Figure 4b), because the proposed 
CBB BDC works well for both VIN > VO and VIN ≤ VO. Therefore, the proposed circuit is suitable for 
PV–ESS, which requires high efficiency in the condition of overlapping input and output range. The 
circuit is controlled using pulse-frequency modulation (PFM) combined with pulse-width 
modulation (PWM), the load variation is accommodated using PFM, and the voltage gain is adjusted 
using PWM. The circuit structure, principle of operation, and design considerations of the proposed 
Figure 3. Circuit structure of the converter of [15]. Adapted from Choi, Y.G [15].
However, despite these advantages, the converter of [15] is difficult to use in ESSs. The circuit
of [15] assumes VH > VL—that is, that the direction of the buck conversion is from left to right and the
direction of the boost conversion is from right to left. Therefore, this converter cannot be used when
the input voltage range overlaps with the output voltage range. A typical PV–ESS system for home
applications has been built using PV panels with an operating voltage range of 25–50 V [16–18] and
batteries with an operating voltage range of 42–58.8 V [19–21]. For a given solar irradiation dose, the
converter of the PV–ESS system adjusts the switching duty D to convert the PV voltage VPV = VIN to
the battery charge voltage Vbat = VO. For the buck conversion, VPV decreases as D increases because the
converter draws more current from the input filter capacitor CIN. The photovoltaic power PPV increases
as VPV decreases until VPV reaches the maximum power point (MPP) voltage VMPP (Figure 4); further
reduction of VPV reduces PPV. MPP moves when the solar irradiation on the PV panel changes. For
VMPP < Vbat < VOC, the range of the maximum power point tracking (MPPT) operation for the circuit
of [15] is limited to Vbat < VPV < VOC (Figure 4a). When 25 V < VPV < 50 V and 42 V < Vbat < 58.8 V
(i.e., the general operation range of PV–ESS), the circuit of [15] has to use three series-connected PV
panels and one battery for buck mode operation, or one PV panel and two-series connected batteries
for boost mode operation. Serially connected batteries have a balancing problem. Separate MPPT
control is not possible for serially connected PV panels, which means that optimum MPPT efficiency
cannot be achieved.
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CBB BDC for VMPP < Vbat < VPV.
To improve the aforementioned drawbacks of the existing converters, this paper proposes a CBB
BDC circuit structure that is suitable for use in ESS for distributed generation. The proposed CBB BDC
(Figure 5) uses the CBB BDC circuit in [10] as a basic structure, reduces the core loss by using a 1:1
transformer, decreases switching losses by using two small snubber capacitors Cs1 and Cs2, and reduces
filter size by using a dc-blocking capacitor CB. Unlike the converter of [15], the proposed converter can
have a MPPT range of 0 < VPV < VOC, regardless of Vbat (Figure 4b), because the proposed CBB BDC
works well for both VIN > VO and VIN ≤ VO. Therefore, the proposed circuit is suitable for PV–ESS,
which requires high efficiency in the condition of overlapping input and output range. The circuit is
controlled using pulse-frequency modulation (PFM) combined with pulse-width modulation (PWM),
the load variation is accommodated using PFM, and the voltage gain is adjusted using PWM. The
circuit structure, principle of operation, and design considerations of the proposed circuit are described
Energies 2019, 12, 3786 4 of 21
in Section 2. A digital controller is given in Section 3. Experimental results are given in Section 4.
Conclusions are given in Section 5.
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2. Proposed Cascade Buck–Boost Bidirectional DC–DC Converter
2.1. Circuit Structure
The proposed CBB BDC (Figure 5) is composed of a 1:1 transformer; three capacitors Cs1, Cs2,
and CB; and four switches SW1–SW4. The transformer replaces the boost/buck inductor L in the
conventional CBB BDC (Figure 2b), and it is modeled with a 1:1 ideal transformer, a magnetizing
inductance Lm, and two leakage inductances Lik that have the same value. To minimize ripple in the
magnetizing current iLm, which causes major core losses, the windings of transformer are connected
in parallel and in reverse-coupling configuration. In this configuration, iLm = 0 because the primary
current ip of the 1:1 transformer equals the secondary current is. Cs1 and Cs2 reduce the switching
loss; they charge/discharge during the switch dead-time periods that enable the switches to have
zero voltage switching (ZVS) turn-on and turn-off. The switching loss is reduced significantly, so the
switching frequency fs can be increased to reduce the conduction loss when load is light. CB reduces
the filter size by providing a bypass path for the transformer current.
2.2. Reduction of Core Loss
When the windings of the 1:1 transformer are connected in parallel and in reverse coupling
configuration [15], the transformer satisfies the following equations:
vT = Llk
dis
dt
+ vT,
vT = Lm
diLm
dt
,
iLm = ip − is.
These equations yield vT = 0. Thus, the transformer can be represented with an equivalent inductance
Le = Llk/2 (Figure 5).
The Steinmetz equation [22]
Pc = f c e
is se t esti te t e c re l ss , ere a, c, re tei et ’s c st ts, a is t e c ri le fiel
i t c r , is t ff cti c r l . i ct r f t c ti l s
Bac = µ0µeN(Ipeak − Iavr)/le,
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where µ0 is the vacuum permeability, µe = (µrle)/(Saµr + le) is the effective relative permeability, le is
the mean magnetic path length, Sa is the air-gap length, Ipeak is the peak current, and Iavr is the average
current.
In the 1:1 transformer of the proposed circuit, the windings are connected in parallel and in
reverse-coupling configuration, so there is no magnetic flux that passes only through the core. Each
winding produces flux lines that pass through the window area of the core. Since the flux passes
through a much longer air path, the 1:1 transformer has a much lower µe than the inductor of the
conventional CBB BDC. As discussed in Section 2.5, the experimental converter uses an inductor (or 1:1
transformer) of Le = 5.25 µH to operate at Va = 48 V, Vb = 60 V, Pb = 500 W and fS = 64 kHz. The
inductor (or 1:1 transformer) was fabricated using the ETD 34 core from Magnetics Co., which has
Ve = 7.64 cm3, µr = 3000, and a core-window length lw ≈ 7.5 mm. The core parameters resulted in le
≈ 3.9 cm and µe = 5 for the 1:1 transformer and le ≈ 7.8 cm and µe = 345 for the inductor, with an air
gap Sa = 0.2 mm. To obtain Le = 5.25 µH, the 1:1 transformer and inductor required N = 15 and 3,
respectively. These core and winding parameters resulted in Bac = 0.002 T for the 1:1 transformer and
Bac = 0.25 T for the inductor, and the Steinmetz equation yielded Pc = 1 mW for the 1:1 transformer and
Pc = 5.2 W for the inductor. This result shows that even with a slight increase in the winding loss, the
proposed converter can significantly reduce the core loss by storing most of the magnetic energy in the
window area.
2.3. Principle of Operation
The proposed converter has four switching states (Table 1) depending on directions and modes
of energy conversion. For given Va and Vb, the switching state is the same for forward (Va → Vb)
and backward (Vb → Va) conversions, so here the converter is analyzed for forward conversion
only. To simplify analysis, fs = 1/Ts is assumed to be constant, although the converter uses PFM to
accommodate for load variation.
Table 1. Switching states of the proposed converter.
Conversion Direction Operating Mode SW1 SW2 SW3 SW4
Va → Vb Boost 1 0 1 – D DBuck D 1 – D 1 0
Vb → Va Boost D 1 – D 1 0Buck 1 0 1 – D D
2.3.1. Boost Forward-Conversion (Va < Vb)
For boost forward-conversion, SW1 remains ON and SW2 remains OFF. All switching cycles
consist of four sequential modes, each with theoretical waveforms (Figure 6) and equivalent circuits
(Figure 7).
Initially, vSW4 = 0 V, iSW4 < 0, and the body diode D4 of SW4 is turned on. The first mode (Mode
1, Figure 7) begins at t = t0 by turning on SW4, and ends at t = t1 by turning off SW4. The inductor
current is given by
iLe(t) = iLe(t0) +
Va
Le
(t− t0), (1)
because vLe = Va, where iLe(t0) is the initial inductor current. The filtered output current Ib = ib – iCb,
the unfiltered output current ib = iCB = –CBdVb/dt, and the current of the output filter capacitor
iCb = Cb(dVb/dt), so
iCB(t) = ib(t) =
CB
CB + Cb
Ib, (2)
where iCB is the current of dc-blocking capacitor CB.
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The second mode (Mode 2, Figure 7) begins at t = t1 by turning off SW4. During this mode, Cs2
charges quickly from 0 V to Vb through Le. Since
iCs2(t) ≈ iLe(t1) = iLe(t0) + VaLe (t1 − t0),
the time required to charge Cs2 fully is
t2 − t1 = Cs2VbiLe(t0) +Va(t1 − t0)/Le ;
t2 − t1 << 2pi(Cs2Le)1/2 is required to prevent oscillation between Le and Cs2. Mode 2 ends at t = t2
where the body diode D3 of SW3 turns on, so ZVS of SW3 is possible.
Energies 2019, 12, x FOR PEER REVIEW 6 of 21 
 
The second mode (Mode 2, Figure 7) begins at t = t1 by turning off SW4. During this mode, Cs2 
charges quickly from 0 V to Vb through Le. Since 
)()()()( 01012 ttL
Vtititi
e
a
LeLeCs −+=≈ ,  
the time required to charge Cs2 fully is 
eaLe
bs
LttVti
VCtt
/)()( 010
2
12
−+
=− ;  
2/1
2 )(2 es LCπ  i  i  t  r t oscill ti  bet  Le  s . ode   t t  t  
where the body diode D3 of SW3 turns on, so ZVS of SW3 is possible. 
 
Figure 6. Voltage and current waveforms of the proposed converter for boost forward-conversion. 
The third mode (Mode 3, Figure 7) begins at t = t2 where D3 turns on, and SW3 turns on 
subsequently. Here, )()( 21 titi LeLe ≈ , bSW Vv =4 , and baLe VVv −= , so )(tiLe  is given by 
)()()()( 21 ttL
VVtiti
e
ba
LeLe −
−
+= . (3) 
CBi  and bi  are calculated using bCbCBLeb Iiiii +=+=  and BCBbCb CiCi /=  as: 
( ) ( )[ ]tiI
CC
Cti Leb
bB
B
CB −+
= , (4) 
( ) ( ) b
bB
B
Le
bB
b
b ICC
Cti
CC
Cti
+
+
+
= . (5) 
Mode 3 ends at t = t3 by turning off SW3.  
The last mode (Mode 4, Figure 7) begins at t = t3. During this mode, Cs2 discharges quickly from 
Vb to 0 V by Lei . Since 
)()()()()( 23132 ttL
VVtititi
e
ba
LeLeCs −
−
+=≈ , (6) 
Figure 6. Voltage and c rre t a ef r s f t r
he third mode (Mode 3, Figure 7) begins at t= t2 whereD3 turns on, and SW3 turns on subsequently.
Here, iLe(t1) ≈ iLe(t2), vSW4 = Vb, and vLe = a −Vb, so iLe(t) is given by
iLe(t) = iLe(t1)
(Va −Vb)
Le
(t− t2). (3)
and ib are calculated using ib = iLe + iCB i b + Ib iCb iCB CB s:
iCB(t)
CB
Cb
[Ib iLe(t)], (4)
ib(t) =
b
b
i e(t)
CB
CB + Cb
Ib. (5)
Mode 3 ends at t = t3 by turning off SW3.
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The last mode (Mode 4, Figure 7) begins at t = t3. During this mode, Cs2 discharges quickly from
Vb to 0 V by iLe. Since
iCs2(t) ≈ iLe(t3) = iLe(t1) + (Va −Vb)Le (t3 − t2), (6)
the time required to charge Cs2 fully is
t4 − t3 = −Cs2VbiLe(t1) + (Va −Vb)(t3 − t2)/Le ; (7)
t4 − t3 << 2pi(Cs2Le)1/2 is required to prevent oscillation between Le and Cs2. Mode 4 ends at t = t4
where D4 turns on, so ZVS of SW4 is possible.
After setting t2 – t0 ≈ t1 – t0 = DTs and t4 – t2 ≈ t3 – t2 = (1 – D)Ts, the voltage conversion ratio
Vb/Va is obtained using (1) and (3) as
Vb
Va

1
1−D , (8)
which is the same as the voltage conversion ratio of the conventional boost converter.
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2.3.2. Buck Forward-Conversion (Va > Vb)
For buck forward-conversion, SW3 remains ON and SW4 remains OFF. Like the boost
forward-conversion, all switching cycles consist of four sequential modes, each with theoretical
waveforms (Figure 8) and equivalent circuits (Figure 9). For each mode of operation, SW1 and SW2 for
buck forward-conversion operate like SW4 and SW3 for boost forward-conversion, respectively.
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Initially, vSW1 = 0 V, vSW2 = Va, iSW1 > 0 A, and the body-diode D1 of SW1 is turned on. The first
mode (Mode 1, Figure 9) begins at t = t0 by turning on SW1, and ends at t = t1 by turning off SW1.
vLe = Va −Vb in this mode, so
iLe(t) = iLe(t0) +
(Va −Vb)
Le
(t− t0). (9)
Since ib = iCb + Ib, iCb = −CbiCB/CB and ib = iLe + iCB,
iCB(t) =
CB
CB + Cb
[Ib − iLe(t)] (10)
and
ib(t) =
Cb
CB + Cb
iLe(t) +
CB
CB + Cb
Ib. (11)
The second mode (Mode 2, Figure 9) begins at t = t1 by turning off SW1. During this mode, Cs1
discharges quickly from the input voltage Va to 0 V through Le. Since
iCs1(t) ≈ iLe(t1) = iLe(t0) + (Va −Vb)Le (t1 − t0),
the time required to charge Cs1 fully is
t2 − t1 = Cs1VaiLe(t0) + (Va −Vb)(t1 − t0)/Le .
Mode 2 ends at t = t2 where vSW2 = 0 V and the body diode D2 of SW2 turns on, so ZVS of SW2 is
possible.
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The third mode (Mode 3, Figure 9) begins at t = t2 by turning on SW2. During this mode
iLe(t1) ≈ iLe(t2) and vSW2 = 0 V, so
iLe(t) = iLe(t1) − VbLe (t− t2). (12)
iCB and ib are obtained using iCb = −CbiCB/CB and ib = iLe + iCB = iCb + Ib as
iCB(t) =
CB
CB + Cb
[Ib − iLe(t)], (13)
ib(t) =
Cb
CB + Cb
iLe(t) +
CB
CB + Cb
Ib. (14)
Mode 3 ends at t = t3 by turning off SW2.
The last mode (Mode 4, Figure 9) begins at t = t3. During this mode, vSW2 = 0 V at t = t3 and
iLe < 0 A. Cs1 charges quickly from 0 V to Va by iLe. Since
iCs1(t) ≈ iLe(t3) = iLe(t1) − VbLe (t3 − t2),
the time required to charge Cs1 fully is
t4 − t3 = −Cs1VaiLe(t1) −Vb(t3 − t2)/Le .
Mode 4 ends at t = t4 where D1 turns on, so ZVS of SW1 is possible.
After setting t2 – t0 ≈ t1 – t0 = DTs and t4 – t2 ≈ t3 – t2 = (1 – D)Ts, the voltage conversion ratio
Vb/Va is obtained using (9) and (12) as:
Vb
Va
 D. (15)
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2.4. Output Voltage Ripple
The output voltage ripple ∆Vb for the boost forward-conversion is given by
∆Vb =
1
Cb
∫ ta
t2
iCb(t)dt, (16)
where ta is the time at which ib = Ib. Using (1), (3), (5) and iCb = ib − Ib, iCb during Mode 3 is calculated
as:
iCb(t) =
Cb
CB + Cb
[
Ia +
Va
2Le
DTS +
Va −Vb
Le
(t− t2) − Ib
]
, (17)
so
ta = t2 +
(Ia − Ib)Le +VaDTS/2
Vb −Va . (18)
∆Vb is obtained using (16)–(18) as
∆Vb =
[(Ia − Ib)Le +VaDTS/2]2
2Le(CB + Cb)(Vb −Va) . (19)
For the buck forward-conversion, iCb for t0 ≤ t ≤ t2 is obtained using (9), (11), and iCb = ib – Ib as:
iCb(t) =
Cb(Va −Vb)
Le(CB + Cb)
[
(t− t0) − DTS2
]
, (20)
and iCb for t2 ≤ t < t4 is obtained using (12), (14), and iCb = ib – Ib, iCb as
iCb(t) =
Cb
CB + Cb
[−Vb
Le
(t− t2) + Va −Vb2Le DTS
]
. (21)
In Figure 9, iCb(t) = 0 at t = tb and tc. tb is calculated using (20) as:
tb = t0 +
DTS
2
, (22)
and tc is calculated using (15) and (21) as
tc = t2 +
(1−D)TS
2
. (23)
Thus, Equations (20)–(23) yield
∆Vb =
1
Cb
∫ tc
tb
iCb(t)dt =
(Va −Vb)DTS2
8Le(CB + Cb)
. (24)
The proposed converter has Cb = Ca so that it has the same output voltage ripple for both the forward
and backward conversions. The ∆Vb vs. Cb (Figure 10) for forward conversion are calculated using a
circuit simulator at Va = 48 V, Vb = 60 V, D = 0.2, fs = 64 kHz, Le = L = 5.25 µH, 10 µF ≤ CB ≤ 30 µF,
and Pb = 500 W. The proposed converter has ∆Vb = 2.44% at CB = 30 µF, Ca = Cb = 10 µF, but the
conventional CBB (Figure 2b) has the same ∆Vb at Ca = Cb = 40 µF. Capacitors Ca, Cb, and CB act as
input/output filters, so the proposed converter can have a smaller filter than the conventional CBB.
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2.5. Design Considerations
For boost forward-conversion, the condition iLe(t0) < 0 is required to turn on D4 (i.e., to turn on
SW4 under a ZVS condition). iLe(t0) is calculated using (1) and (3) as
iLe(t0) ≈ Ia − Va2LeDTs = Ia +
(Va −Vb)
2Le
(1−D)Ts,
which yields
Le <
Va
2Ia
DTs (25)
For buck forward-conversion, the condition iLe(t0) < 0 and Equations (9) and (12) yields
Le <
(Va −Vb)
2Ib
DTs. (26)
When the converter operates at Va = 48 V, 0.15 ≤ D ≤ 0.85, 36 V ≤ Vb ≤ 60 V, 40 kHz ≤ fs ≤ 210 kHz,
1.04 A ≤ Ia ≤ 10.4 A and 0.83 A ≤ Ib ≤ 13.9 A, the conditions (25) and (26) are satisfied when Le < 7.2 µH.
The 1:1 transformer was fabricated using an ETD 34 ferrite core from Magnetics Co. (Table 2),
which has a window width Ww = 2.6 cm, an air-gap length Sa = 0.1 mm, a mean-length-per-turn
MLT = 5.8 cm, and a space S = 1.7 cm between adjacent windings. Le for a turns-number N = 15 is
calculated as [15]:
Le =
µ0µaN2(MLT)(S+ Sa)
2Ww
= 5.39 µH,
where µ0 is the vacuum permeability and µa = 1 is the relative permeability of the air gap; the actual
transformer for experiments had Le = 5.25 µH.
The CB conditions for the allowed output voltage ripple ∆Vb are calculated using (19) and (24) as:
CB >
[(Ia − Ib)Le +VaDTS/2]2
2Le∆Vb(Vb −Va) −Cb
for boost forward-conversion, and
CB >
(Va −Vb)DTS2
8Le∆Vb
−Cb
for buck forward-conversion. Allowing ∆Vb < 0.1Vb, these conditions yield CB + Cb ≥ 37.2 µF
for Le = 5.25 µH under the aforementioned operating conditions. The experimental converter had
CB = Cb = 20 µF.
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Table 2. Magnetic data for transformer design.
Magnetic Data Symbol Value
Ferrite core type - ETD 34 (F material)
Relative permeability µr 3000
Usable frequency f <1.5 MHz
Curie temperature TCurie >210 ◦C
Power loss (in sine wave) PL 70 mW/cm3
Window width Ww 2.6 cm
Effective cross-sectional area Ac 0.97 cm2
Mean magnetic path length le 7.8 cm
Effective volume Ve 7.65 cm3
Steinmetz constants a/c/d 0.0573/1.66/2.68
Cs2 discharges by iLe during Mode 4 of boost forward-conversion. The time required to discharge
Cs2 from Vb to 0 V is |Cs2Vb/iLe|, so the allowed dead-time of switches is
∣∣∣Cs2Vb/iLe∣∣∣+td,o f f < Ts/10,
where td,off is the turn-off delay of SW3. The turn-off transient tf of SW3 should be << |Cs2Vb/iLe| to
reduce the turn-off switching loss. Using (1), (3), (8), and iLe(t3) ≈ Ia −VaDTs/2Le, these requirements
are represented as a design constraint for Cs2:∣∣∣∣∣∣ IaVb − (1−D)DTs2Le
∣∣∣∣∣∣t f << Cs2 <
∣∣∣∣∣∣ IaVb − (1−D)DTs2Le
∣∣∣∣∣∣(Ts10 − td,o f f ). (27)
During Mode 4 of buck forward-conversion, Cs1 charges by iLe and the time tc required to charge
Cs1 from 0 V to Va is tc =|Cs1Va/iLe|. Using (9), (12), (15), and iLe(t3) ≈ Ib − Vb(1 −D)Ts/2Le, the
requirement t f << tc < Ts/10− td,o f f for SW1 is represented as a design constraint for Cs1:∣∣∣∣∣∣ IbVa − (1−D)DTs2Le
∣∣∣∣∣∣t f << Cs1 <
∣∣∣∣∣∣ IbVa − (1−D)DTs2Le
∣∣∣∣∣∣(Ts10 − td,o f f ). (28)
The switches for the experiment (IPP200N15N3 nMOSFET, Infineon) had tf = 6 ns and td,off = 23 ns.
The design constraints (27) and (28) yielded 0.2 nF << Cs1 < 8.2 nF and 0.4 nF << Cs2 < 11 nF for
Va = 48 V, 36 V ≤ Vb ≤ 60 V, 0.15 ≤ D ≤ 0.85, 40 kHz ≤ fs ≤ 210 kHz, 1.04 A ≤ Ia ≤ 10.4 A, and
0.83 A ≤ Ib ≤ 13.9 A; the converter had Cs1 = Cs2 = 2.2 nF.
3. Digital Controller
The control circuit (Figure 11) was implemented on a digital signal processor (DSP, TMS320F28335,
Texas Instruments). The circuit controls the direction of energy transfer: Forward (Flag_ConStart = 1,
D_mode = 1, Va→ Vb) and backward (Flag_ConStart = 1, D_mode = 0, Vb→ Va) directions. The circuit
also determines switching dutiesDSW1–DSW4 for SW1–SW4 such thatDSW1 = 1, DSW2 = 0, DSW3 = 1 – D,
and DSW4 = D for Va < Vb; and DSW1 = D, DSW2 = 1 – D, DSW3 = 1, and DSW4 = 0 for Va > Vb. The
inputs to the circuit are Va, Ia, Vb, Ib, two reference voltages Va,ref and Vb,ref, two limit voltages Va,lim
and Vb,lim, two limit currents Ia,lim and Ib,lim, and a reference duty Dref. The proportional-integral (PI)
controller set VPI,ref = Vb,ref and VPI = Vb for forward-conversion, or VPI,ref = Va,ref and VPI = Va for
backward-conversion. The PI controller calculates the error VPI,ref - VPI and produces the PI output
U[n]. Then, after D[n] = U[n]+Dref is calculated, D[n] is multiplied by the switching period Ts[n] to
produce a PWM reference duty Ref [n]; Ref [n] is the non-inverting input to the comparator that adjusts
D to keep the voltage gain constant.
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for boost conversion, where β is a constant to adjust the slope of the frequency change (Dmin = 0.15,
Dmax = 0.85, and β = 1 for buck- or boost-mode control).
When Vb/Va is close to 1, the dead time prevents the converter from regulating the output voltage
properly by using only buck-mode or boost-mode control. This problem was solved using a buck-
and boost-mode alternating control either when D for buck mode conversion (Dbuck) becomes >0.85,
or when D for boost mode conversion (Dboost) becomes <0.15; the converter assumes Va = 48 V, so it
uses this buck–boost mode control for 40.8 V ≤ Vb ≤ 56.5 V. Under the buck–boost mode control, the
volt-second balance for two switching periods yields
Vb
Va
=
1+Dbuck
2−Dboost . (31)
The ripple current of iLe for the buck–boost control increases asDboost increases or asDbuck decreases.
To have high ηe, Dboost should be minimized and Dbuck should be maximized. The converter sets Dboost
= 0 but adjusts Dbuck from 0.7 to 0.85 for 40.8 V ≤ Vb ≤ 44.4 V, sets Dbuck = 1, but adjusts Dboost from 0.15
to 0.31 for 51.89 V ≤ Vb ≤ 56.47 V, and sets Dbuck = 0.75 but adjusts Dboost from 0.1 to 0.39 for 44.4 V < Vb
< 51.89 V. The values of β were chosen as 1.1 for 40.8 V ≤ Vb ≤ 44.4 V, as 1.9 for 44.4 V < Vb < 51.89 V,
and as 1.4 for 51.89 V ≤ Vb ≤ 56.47 V.
The comparator output becomes “high” whenever Tc(j) = Ts[n]; this produces the switching
time-period Ts = Ts(n)/fclk. The comparator output becomes “low” when Ref [n] < Tc(j). The Flip/Flops
and dead-time generator emit inverting and non-inverting gate signals for the switches.
4. Experimental Results
The proposed CBB BDC (Figure 12a) was fabricated using the chosen parameters (Table 3). It was
designed to operate at Va = 48 V, 0.15 ≤ D ≤ 0.85, 36 V ≤ Vb ≤ 60 V, 40 kHz ≤ fs ≤ 210 kHz, 1.04 A ≤ Ia ≤
10.4 A and 0.83 A ≤ Ib ≤ 13.9 A. The PI coefficients of the controller were optimized to kp = 0.02 and
ki = 0.2. The sampling frequency for analog signals was 20 kHz, and the analog-to-digital converter
had 12-bit resolution. When Pb increased from 50 to 500 W, fs decreased from 210 to 40 kHz during
buck conversion and from 201 to 64 kHz during boost conversion. The dead time for switch control
was 110 ns. The switching devices were the IPP200N15N3 power MOSFETs (Infineon).
Energies 2019, 12, x FOR PEER REVIEW 14 of 21 
 
When Vb/Va is close to 1, the dead time prevents the converter from regulating the output voltage 
properly by using only buck-mode or boost-mode control. This problem was solved using a buck- 
and boost-mode alternating control either when D for buck mode conversion (Dbuck) becomes >0.85, 
or when D for boost mode conversion (Dboost) becomes <0.15; the converter assumes Va = 48 V, so it 
uses this buck–boost mode control for 40.8 V ≤ Vb ≤ 56.5 V. Under the buck–boost mode control, the 
volt-second balance for two switching periods yields  
boost
buck
a
b . (31) 
The ripple current of Lei  for the buck–boost control increases as Dboost increases or as Dbuck 
decreases. To have high ηe, Dboost should be minimized and Dbuck should be maximized. The converter 
sets Dboost = 0 but adjusts Dbuck from 0.7 to 0.85 for 40.8 V ≤ Vb ≤ 44.4 V, sets Dbuck = 1, but adjusts Dboost 
from 0.15 to 0.31 for 51.89 V ≤ Vb ≤ 56.47 V, and sets Dbuck = 0.75 but adjusts Dboost from 0.1 to 0.39 for 
44.4 V < Vb < 51.89 V. The values of β were chosen as 1.1 for 40.8 V ≤ Vb ≤ 44.4 V, as 1.9 for 44.4 V < Vb 
< 51.89 V, and as 1.4 for 51.89 V ≤ Vb ≤ 56.47 V. 
The comparator output becomes “high” whenever Tc(j) = Ts[n]; this produces the switching time-
period Ts = Ts(n)/fclk. The comparator output becomes “low” when Ref[n] < Tc(j). The Flip/Flops and 
dead-time generator emit inverting and non-inverting gate signals for the switches. 
4. Experimental Results 
The proposed CBB BDC (Figure 12a) was fabricated using the chosen parameters (Table 3). It 
was designed to operate at Va = 48 V, 0.15 ≤ D ≤ 0.85, 36 V ≤ Vb ≤ 60 V, 40 kHz ≤ fs ≤ 210 kHz, 1.04 A ≤ 
Ia ≤ 10.4 A and 0.83 A ≤ Ib ≤ 13.9 A. The PI coefficients of the controller were optimized to kp = 0.02 and 
ki = 0.2. The sampling frequency for analog signals was 20 kHz, and the analog-to-digital converter 
had 12-bit resolution. When Pb increased from 50 to 500 W, fs decreased from 210 to 40 kHz during 
buck conversion and from 201 to 64 kHz during boost conversion. The dead time for switch control 
was 110 ns. The switching devices were the IPP200N15N3 power MOSFETs (Infineon).  
 
Figure 12. Photographs of (a) the proposed and (b) conventional CBB BDCs. 
Table 3. Circuit parameters of the proposed converter. 
Parameter Symbol Value 
N-MOSFET SW1, SW2, SW3, SW4  IPP200N15N3 
Magnetizing inductance Lm 110 μH 
Leakage inductance Llk 10.5 μH 
DC-blocking capacitor CB 20 μF 
Snubber capacitor Cs1, Cs2 2.2 nF 
Filter capacitor Ca, Cb 20 μF 
The 1:1 transformer was fabricated using an ETD 34 ferrite core with N = 15, as discussed in 
Section 2.5. For comparison, the conventional CBB BDC in [10] (Figure 12b) was also fabricated using 
Figure 12. Photographs of (a) the proposed and (b) conventional CBB BDCs.
Table 3. Circuit parameters of the proposed converter.
Parameter Symbol Value
N-MOSFET SW1, SW2, SW3, SW4 IPP200N15N3
Magnetizing inductance Lm 11 µH
Leakage inductance Llk 10.5 µH
DC-blocking capacitor CB 20 µF
Snubber capacitor Cs1, Cs2 2.2 nF
Filter capacitor Ca, Cb 20 µF
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The 1:1 transformer was fabricated using an ETD 34 ferrite core with N = 15, as discussed in
Section 2.5. For comparison, the conventional CBB BDC in [10] (Figure 12b) was also fabricated using
the IPP200N15N3 power MOSFETs and three different inductors with L = Llk/2 = 5.25 µH (Table 4).
Inductor 1 used an ETD 34 ferrite core and had an air-gap length Sa = 0.1 mm, which resulted in
L = 5.25 µH when N = 3. This inductor had core saturation at high power operation. Inductor 2 used
the same core, but increased Sa to 8 mm to prevent core saturation, which resulted in L = 5.25 µH when
N = 15. Inductor 3 had N = 3 and Sa = 0.1 mm but prevented core saturation by increasing the core
size. The filter capacitors for the conventional CBB BDC were Ca = Cb = 40 µF.
Table 4. Transformer and inductors for the experimental converters.
1:1 Transformer Inductor 1 Inductor 2 Inductor 3
Core size 34 × 35 × 10.5 mm3 34 × 35 × 10.5 mm3 34 × 35 × 10.5 mm3 40 × 42 × 15 mm3
N 15 3 15 3
Sa 0.1 mm 0.1 mm 8 mm 0.1 mm
Inductance 5.25 µH 5.25 µH 5.25 µH 5.25 µH
Photographs
Energies 2019, 12, x FOR PEER REVIEW 15 of 21 
 
      ff  i     lk/   5.25 μ  ( l  ). 
   a  ET  34 fer ite core and had an air-gap length Sa = 0.1 mm, whic  resulted in L = 
5.25 μH when N = 3. This inductor had core satur tion at high power operation. I ductor 2 used the 
same core, but increased Sa to 8 m  to prevent core saturation, which resulte  i    .  μ   
   t r       a  0.1  t t        
  fi         a  b = 40 μF.  
 .   i t  f r t  ri t l c erters. 
 1:1 T r er uctor 1 Inductor 2 Inductor 3 
Core size 34 × 35 × 10.5 3 34 × 35 × 10.5 mm3 34 × 35 × 10.5 m3 40 × 42 × 15 m3 
N 15 3 15 3 
 Sa 0.1 mm 0.1 mm 8 mm 0.1 mm 
Inductance 5.25 μH 5.25 μH 5.25 μH 5.25 μH 
     
Photographs 
    
The waveforms of Li , Lmi , pi , and si  for forward boost conversion (Figure 13) were measured 
at Va = 48 V, Vb = 60 V, Pb = 50 W or Pb = 500 W. The proposed converter operated in PFM and had 
1.4≤Δ≈Δ sp ii  Ap-p for Pb = 50 W (Figure 13a) and ≤16.3 Ap-p for Pb = 500 W (Figure 13b). LmiΔ was 
0.25 Ap-p at Pb = 50 W and 0.73 Ap-p at Pb = 500 W, when spLm iii −=  was calculated using the is and ip 
measurements. The conventional CBB BDC operated at fs = 64 kHz and had an inductor current ripple 
LiΔ  = 30.3 Ap-p at Pb = 500 W. 
 
Figure 13. Waveforms for Li , Lmi , pi , and si at Va = 48 V, Vb = 60 V, (a) Pb = 50 W, and (b) Pb = 500 
W. 
The waveforms of bCi and ΔVb (Figure 14) were measured at Va = 48 V and Pb = 500 W, while the 
converters were operated at Vb = 60 V (boost conversion, Figure 14a) or Vb = 36 V (buck conversion, 
Figure 14b). ΔVb for boost conversion to Vb = 60 V was 3.59 Vp.p for the proposed and 6.29 Vp.p for the 
conventional CBB BDCs. ΔVb for buck conversion to Vb = 36 V was 1.35 Vp.p for the proposed and 1.62 
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The waveforms of bCi and ΔVb (Figure 14) were measured at Va = 48 V and Pb = 50  W, while the 
converters were operated at Vb = 60 V (bo st conversion, Figure 14a) or Vb = 36 V (buck conversion, 
Figure 14b). ΔVb for bo st conversion to Vb = 60 V was 3.59 Vp.p for the proposed and 6.29 Vp.p for the 
conventional CBB BDCs. ΔVb for buck conversion to Vb = 36 V was 1.35 Vp.p for the proposed and 1.62 
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The waveforms of bCi and ΔVb (Figure 14) were measured at Va = 48 V and Pb = 500 , while the 
converters were operated at Vb = 60 V (bo st conversion, Figure 14a) or Vb = 36 V (buck conversion, 
Figure 14b). ΔVb for bo st conversion to Vb = 60 V was 3.59 Vp.p for the proposed and 6.29 Vp.p for the 
conventional CB  DCs. ΔVb for buck conversion to Vb = 36 V was 1.35 Vp.p for the proposed and 1.62 
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The avefor s of bCi and ΔVb (Figure 14) er  easured at Va = 48 V and Pb = 50  W, hile the 
converters er  operated at Vb = 60 V (bo st conversion, Figure 14a) or Vb = 36 V (buck conversion, 
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The waveforms of iL, iLm, ip, and is for forward boost conversion (Figure 13) were measured at
Va = 48 V, Vb = 60 V, Pb = 50 W or Pb = 500 W. The proposed converter operated in PFM and had
∆ip ≈ ∆is ≤ 4.1 Ap-p for Pb = 50 W (Figure 13a) and ≤16.3 Ap-p for Pb = 500 W (Figure 13b). ∆iLm was
0.25 Ap-p at Pb = 50 W and 0.73 Ap-p at Pb = 500 W, when iLm ip − is was calculated using the is and ip
measurements. The conventional CBB BDC operated at fs = 64 kHz and had an inductor current ripple
∆iL = 30.3 Ap-p at Pb = 500 W.
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Figure 13. Waveforms for iL, iLm, ip, and is at Va = 48 V, Vb = 60 V, (a) Pb = 50 W, and (b) Pb = 500 W.
The waveforms of iCb and ∆Vb (Figure 14) were measured at Va = 48 V and Pb = 500 W, while the
converters were operated at Vb = 60 V (boost conversion, Figure 14a) or Vb = 36 V (buck conversion,
Figure 14b). ∆Vb for boost conversion to Vb = 60 V was 3.59 Vp.p for the proposed and 6.29 Vp.p for
Energies 2019, 12, 3786 16 of 21
the conventional CBB BDCs. ∆Vb for buck conversion to Vb = 36 V was 1.35 Vp.p for the proposed
and 1.62 Vp.p for the conventional CBB BDCs. Considering that Ca = Cb = CB = 20 µF in the proposed
converter and Ca = Cb = 40 µF in the conventional CBB BDC, the proposed converter reduced the total
capacitance by 20 µF for the given ∆Vb, by providing a bypass to iLe through CB.
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Figure 14. Waveforms of iCb and ∆Vb at Va = 48 V, Pb = 500 W, and (a) Vb = 60 V or (b) Vb = 36 V.
The current and voltage waveforms of switches in the proposed converter for Va = 48 V (Figure 15)
were measured at Pb = 50 W and 500 W, while the converter was operated in either boost (Vb = 60 V,
Figure 15a) or buck (Vb = 36 V, Figure 15b) mode. These waveforms show: 1) iSW4 > 0 when SW4 was
turned off; 2) vSW4 increased only up to Vb; 3) 1) and 2) indicate that the body diode of SW3 was turned
on when SW4 was turned off, so SW3 had ZVS turn-on; 4) iSW4 < 0 when SW3 was turned off; 5) vSW3
increased only up to Vb; 6) 4) and 5) indicate that the body diode of SW4 was turned on when SW3 was
turned off, so SW4 had ZVS turn-on. The waveforms in Figure 15b show: 7) iSW2 < 0 when SW1 was
turned off; 8) vSW2 increased only up to Va; 9) points 7) and 8) indicate that the body diode of SW2 was
turned on when SW1 was turned off, so SW2 had ZVS turn-on; 10) iSW1 > 0 when SW2 was turned off;
11) vSW1 increased only up to Va; 12) points 10) and 11) indicate that the body diode of 1 was turned
on when SW2 was turned off, so SW1 had ZVS turn-on; 13) fs increased as Pb decreased; this result
shows that PFM orked properly and the currents of switches were decreased by the reduced ip and is
at the light load; and 14) PWM adjusted D of the main switch so that Vb followed the reference voltage.
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The temperatures of cores and windings (Figure 16) were measured at Va = 48 V, Vb = 60 V, and
Pb = 500 W. The proposed converter had small core loss because iLm was reduced significantly by
connecting the windings of the transformer in parallel and in inverse-coupling configuration. As a
result, the core temperature Tcore = 28.1 ◦C and the winding temperature Twinding = 46.6 ◦C of the
proposed converter (Figure 16a) were lower than the other conventional CBB BDCs: Tcore = 58.6 ◦C
and Twinding = 72.6 ◦C for inductor 1 at Pb = 350 W (Figure 16b), Tcore = 28.9 ◦C and Twinding = 48.9 ◦C
for inductor 2 at Pb = 500 W (Figure 16c), and Tcore = 42.0 ◦C and Twinding = 54.4 ◦C for inductor 3 at
Pb = 500 W (Figure 16d). Note that the conventional converter could not operate for Pb > 350 W due to
core saturation, so the temperature was measured at 350 W.
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Figure 16. Thermal camera images of inductors: (a) 1:1 transformer at Pb = 500 W, (b) inductor 1 at Pb
= 350 W, (c) inductor 2 at Pb = 500 W, and (d) inductor 3 at Pb = 500 W.
ηe vs. Pb (Figure 17) for boost conversion were measured at Va = 48 V and Vb = 60 V, while the
converters were operated in PFM mode (64 kHz ≤ fs ≤ 210 kHz). ηe of the proposed converter was
≥98.3% for Pb > 50 W. The conventional CBB BDC using inductor 1 could not operate at Pb > 350
W due to core saturation; this converter had ηe = 96.1% at Pb = 50 W and ηe = 97.5% at Pb = 350 W
when operated in PFM mode. After replacing inductor 1 with inductor 2, the converter had ηe = 98.3%
at Pb = 50 W and ηe = 98.1% at Pb = 500 W, which are very close to that for the proposed converter.
However, inductor 2 has a large air gap and is difficult to fa ricate. Fabricati of the co verter using
inductor 3 yielded ηe = 97.2% at Pb = 50 W and ηe = 97.6% at Pb = 500 W. The core and switching losses
were reduced in the pr posed converter, so it had higher ηe than the conventional CB BDCs. The
behaviors of ηe vs. Pb for buck conversion at Va b = 36 V, and 64 kHz ≤ fs ≤ 201 kHz (Figure 18)
were quite similar to those for bo st conversion.
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ηe vs. Vb (Figure 19) was measured at Va = 48 V and Pb = 500 W. The proposed converter had
ηe ≥ 98.3% for 36 V ≤ Vb ≤ 60 V, whereas the conventional CBB BDC had ~0.76% lower ηe than the
proposed converter. The results of loss analyses at Va = 48 V, Vb = 60 V, and Pb = 500 W show that the
total losses were 7.41 W in the proposed circuit and 12.6 W in the conventional CBB BDC (Figure 20).
The major losses in the proposed converter were the switching (1.75 W) and winding (5.52 W) losses,
and those in the conventional CBB BDC were the core (7.8 W), switching (2.0 W), and winding (2.8 W)
losses. In the proposed converter, the switching loss was reduced by using the snubber capacitors Cs1
and Cs2, and the core loss was reduced significantly by connecting the windings of the 1:1 transformer
in parallel and in inverse-coupling configuration, but the winding loss was increased because N
was increased.
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Vb = 60 V, and Pb = 500 W.
The costs of the conventional and proposed CBB BDCs were calculated using the prices on the
websites of [23] and [24] (Table 5), assuming that both BDCs use the same switches and ferrite core and
have the same input/output voltage ripples. Compared to the conventional converter, the proposed
CBB BDC costs $1.93 more because CB, Cs1, Cs2 and transformer windings are additionally required.
However, the proposed CBB BDC can save $14.44 in cost by using small filter capacitors. Therefore,
the proposed CBB BDC is $5.29 cheaper than the conventional one.
Table 5. Prices of components for the proposed and conventional CBB BDC.
Components Part Number Quantity of Parts Cost
Proposed Conventional Proposed Conventional
Transformer Core: ETD 34 1 pc. 1 pc. $1.17 $1.17
Winding: USTC litz wire 1.74 m 0.18 m $1.04 $0.11
DC-blocking capacitor (CB) ECQ-E2106JF 2 pc. 0 pc. $7.22 $0
Snu ber capacitors (Cs1, Cs2) ECQ-E6222JF 2 pc. 0 pc. $1.00 $0
Filter capacitor (Ca) ECQ-E2106JF 2 pc. 4 pc. $7.22 $14.44
Filter capacitor (Cb) ECQ-E2106JF 2 pc. 4 pc. $7.22 $14.44
Switches (SW1–SW4) IPP200N15N3 4 pc. 4 pc. $10.96 $10.96
Total $35.83 $41.12
5. Conclusions
The circuit structure of a bidirectional converter for a residential energy storage system is proposed.
The proposed converter could operate at maximum power point regardless of VPV and Vbat because it
works well for both VIN > VO and VIN ≤ VO. In addition, this converter increased the power conversion
efficiency ηe by using two snubber capacitors to reduce switching loss, and by using a 1:1 transformer
with windings connected in parallel and in inverse-coupling configuration to reduce core loss. Ripples
of output current and voltage were reduced by modulating the switching frequency, and by placing a
blocking capacitor between input and output to reduce the filter size. The conventional CBB BDC could
not operate at Pb > 350 W due to core saturation, but the proposed converter operated normally up to
Pb = 500 W. The efficiency was ≥98.3% for 50 W ≤ Pb ≤ 500 W, which is up to 2.5% higher than that of
the conventional CBB BDC. These results show that the proposed converter is suitable for residential
energy storage systems that require high ηe in the condition of overlapping input and output range.
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